PLL702-01 Clock Generator for PowerPC Based Appli
DESCRIPTION The PLL702-01 is a low cost, low jitter, and high performance clock synthesizer for generic PowerPC based applications. It provides one CPU clock, three ASIC outputs, one PCI output, and a selectable 48, 30 or 12MHz (USB) output. The user can choose between 9 different CPU clock frequencies, while the ASIC output can be identical or half of the CPU frequency. Low EMI Spread Spectrum Technology is available for the CPU, ASIC and PCI clocks. The CPU drive strength is user selectable from low cost 14.31818MHz crystal. The CPU and ASIC clock can be driven from an independent 2.5V power supply. PIN ASSIGNMENT (28 pin SSOP) FREQUENCY TABLES ASIC1 (MHz) PCI* (MHz) CLK_SEL1 CLK_SEL0 CPU (MHz) ASIC1_SEL=1 ASIC1_SEL=0 ASIC2 (MHz) PCI_SEL =0 PCI_SEL =M 0 0 50 50 25 50 62.5 31.25 0 M 66 66 33 66 66.7 33.35 0 1 75 75 37.5 75 62.5 31.25 M 0 80 80 40 80 66.7 33.35 M M 83 83 41.5 83 66.7 33.35 M 1 90 90 45 90 66.7 33.35 1 0 100 100 50 100 66.7 33.35 1 M 125 125 62.5 125 62.5 31.25 1 1 133 FEATURES 1 CPU Clock output with selectable frequencies (50, 66, 75, 80, 83, 90, 100,125 or 133 MHz). 1 ASIC output clock (at CPU clock or CPU clock 2). 2 ASIC output clocks (at CPU clock) w/ output enable. 1 PCI output clock w/ output enable 1 Selectable 48, 30 or 12MHz (USB) output. Selectable Spread Spectrum (SST) for EMI reduction on ASIC and CPU. PowerPC compatible output and drive CPU Clock. Selectable reduced 67% drive strength on CPU Clock Advanced, low power, sub-micron CMOS processes. 14.31818MHz fundamental crystal input. 3.3V and/or 2.5V operation. Available in 28-Pin 209mil SSOP (QSOP). DESCRIPTION The PLL702-01 is a low cost, low jitter, and high performance clock synthesizer for generic PowerPC based applications. It provides one CPU clock, three ASIC outputs, one PCI output, and a selectable 48, 30 or 12MHz (USB) output. The user can choose between 9 different CPU clock frequencies, while the ASIC output can be identical or half of the CPU frequency. Low EMI Spread Spec Specification. * PCI_SEL=1 sets the Tri-state
Other Descriptions
| CLK_SEL(01) Design | CLK_SEL(01) δελτίο | CLK_SEL(01) 회로도 | CLK_SEL(01) Schematico |
| CLK_SEL(01) データシート | CLK_SEL(01) Xref | CLK_SEL(01) Ficha técnica | CLK_SEL(01) Data Sheet |
| CLK_SEL(01) Archive | CLK_SEL(01) Equivalent | CLK_SEL(01) Suffix | CLK_SEL(01) Схематический |
| CLK_SEL(01) Lead Time | CLK_SEL(01) PCN | CLK_SEL(01) Prototype | ASIC2_OE Design |
| ASIC2_OE équivalent | ASIC2_OE Schematische | ASIC2_OE 數據 | ASIC2_OE Xref |
| ASIC2_OE End-of-Life | ASIC2_OE Errata | ASIC2_OE 回路図 | ASIC2_OE Specs |
| ASIC2_OE Description | ASIC2_OE Suffix | ASIC2_OE Application Note | ASIC2_OE Leadtime |
| ASIC2_OE Pin-out | ASIC2_OE User Guide | VDD_ASIC1 Design Idea | VDD_ASIC1 Suffix |
| VDD_ASIC1 Application Note | VDD_ASIC1 Archive | VDD_ASIC1 Esquema | VDD_ASIC1 相等於 |
| VDD_ASIC1 Revision | VDD_ASIC1 Scheda | VDD_ASIC1 EOL | VDD_ASIC1 Samples |
| VDD_ASIC1 replacement | VDD_ASIC1 Product Brief | VDD_ASIC1 Leadtime | VDD_ASIC1 Cross Reference |
| VDD_ASIC1 Data Sheet | SSC(01) Design | SSC(01) Schematische | SSC(01) Process Change Notification |
| SSC(01) equivalente | SSC(01) Feature | SSC(01) 數據 | SSC(01) Product Brief |
| SSC(01) MOQ | SSC(01) Schematic | SSC(01) EOL | SSC(01) Circuit |
| SSC(01) Distribution | SSC(01) Catalog | SSC(01) Leadtime | SSC(01) replacement |
| PULL-UP δελτίο | PULL-UP Technical Specs | PULL-UP Schematico | PULL-UP 數據 |
| PULL-UP Xref | PULL-UP Options | PULL-UP Archive | PULL-UP Schematic |
| PULL-UP Explanation | PULL-UP Application Note | PULL-UP Fiche technique | PULL-UP Stock |
| PULL-UP Схематический | PULL-UP Lead Time | PULL-UP replacement | ASIC2_OE1 Component |
| ASIC2_OE1 Feature | ASIC2_OE1 End-of-Life | ASIC2_OE1 Capacity | ASIC2_OE1 Esquema |
| ASIC2_OE1 Inventory | ASIC2_OE1 Scheda | ASIC2_OE1 Fiche technique | ASIC2_OE1 Circuit |
| ASIC2_OE1 Lead Time | ASIC2_OE1 Distribution | ASIC2_OE1 示意圖 | ASIC2_OE1 Leadtime |
| ASIC2_OE1 相等于 | ASIC2_OE1 Pin-out | CPU90MHz Design | CPU90MHz Process Change Notification |
| CPU90MHz equivalente | CPU90MHz Schéma | CPU90MHz Availability | CPU90MHz Xref |
| CPU90MHz MOQ | CPU90MHz Data Sheet | CPU90MHz RoHS | CPU90MHz Application Note |
| CPU90MHz Inventory | CPU90MHz Схематический | CPU90MHz 示意圖 | CPU90MHz Prototype |
| CPU90MHz Pin-out | CLK_SEL1 Circuit | CLK_SEL1 Leadtime | CLK_SEL1 Xref |
| CLK_SEL1 PDF | CLK_SEL1 Distributor | CLK_SEL1 相等於 | CLK_SEL1 δελτίο |
| CLK_SEL1 équivalent | CLK_SEL1 Fiche technique | CLK_SEL1 Equivalent | CLK_SEL1 Design Idea |
| CLK_SEL1 replacement | CLK_SEL1 Process Change Notification | CLK_SEL1 Suffix | CLK_SEL1 回路図 |
| ASIC1_SEL equivalente | ASIC1_SEL Feature | ASIC1_SEL Availability | ASIC1_SEL Product Brief |
| ASIC1_SEL Data Sheet | ASIC1_SEL Example | ASIC1_SEL Esquema | ASIC1_SEL Features |
| ASIC1_SEL Fiche technique | ASIC1_SEL Fichatécnicade | ASIC1_SEL Catalog | ASIC1_SEL Prototype |
| ASIC1_SEL 데이터시트 | ASIC1_SEL 相等于 | ASIC1_SEL replacement | PLL702-01 Design |
| PLL702-01 Schematische | PLL702-01 Process Change Notification | PLL702-01 equivalente | PLL702-01 データシート |
| PLL702-01 數據 | PLL702-01 Product Brief | PLL702-01 PDF | PLL702-01 Equivalent |
| PLL702-01 Schematic | PLL702-01 Esquema | PLL702-01 Application Note | PLL702-01 Operating Parameter |
| PLL702-01 EOL | PLL702-01 Distribution |











