Current URL:   
Share|

GPNE555 SINGLE TIMER


The GPNE555 is a highly stable timer integrated circuit. It can be operated in Astable mode and Monostable mode. With monostable operation, the time delay is controlled by one external and one capacitor. With a stable operation, the frequency and duty cycle are accurately controlled with two external resistors and one capacitor.

Datasheet URL: 
Relevant Keywords: 
GPNE555
Bookmark/Search this post with:
  • Delicious
  • Digg
  • StumbleUpon
  • Propeller
  • Reddit
  • Newsvine
  • Furl
  • Facebook
  • Google
  • Yahoo
  • Technorati
  • Icerocket
Related Datasheets: 
8-bit MCU with single voltage Flash, data EEPROM, ADC, timers, SPI, LINSCI
Knob Adjustable, AC or DC, Single Shot or Interval, High Power Cube Timer.
GSCNE555 SINGLE TIMER
ALD1502/ALD2502 SINGLE/DUAL PRECISION HIGH SPEED MICROPOWER TIMER
ALD1502/ALD2502 SINGLE/DUAL PRECISION HIGH SPEED MICROPOWER TIMER
LM555/NE555/SA555 Single Timer
LM555/NE555/SA555 Single Timer
LM555/NE555/SA555 Single Timer
KA555 Single Timer
TS555 LOW POWER SINGLE CMOS TIMER

Other Descriptions

GPNE555 Ficha técnica de GPNE555 相等於 GPNE555 Catalog GPNE555 Options
GPNE555 Xref GPNE555 Schematico GPNE555 Release Notes GPNE555 回路図
GPNE555 Distributor GPNE555 PDF GPNE555 Inventory GPNE555 Availability
GPNE555 Ficha técnica GPNE555 Fichetechnique GPNE555 Technical Specs GPNE555 Revision
GPNE555 équivalent GPNE555 数据 GPNE555 Design GPNE555 數據
GPNE555 Suffix GPNE555 gleichwertige GPNE555 Схематический GPNE555 Specs
GPNE555 Pin-out GPNE555 Reference Design GPNE555 Feature GPNE555 EOL
GPNE555 Esquema GPNE555 회로도

Popular content

Today's:


All time:


Last viewed: